A Precise ΔΣ-based Digitally Controlled Oscillator (DCO) for All-Digital PLL
نویسندگان
چکیده
A Digitally Controlled Oscillator (DCO) for the frequency band of 1700-1900 MHz is presented. This architecture achieves a frequency resolution less than 1-kHz. The DCO is a part of an All-Digital Phase-Locked Loop (ADPLL) for GSM-1800 and GSM-900 applications implemented in a 0.18 μm CMOS process. In this architecture an 18-bit delta sigma digital to analog converter and a voltage controlled LC oscillator is used. The used ΔΣ DAC is a fourth order structure with 450 MHz sampling frequency,Over Sampling Ratio (OSR) =128 and 118 dB SNR. The bandwidth of this ΔΣ DAC is about 1.8 MHz. The phase noise of the presented DCO at 500 kHz offset frequency is -115 dBc/Hz.
منابع مشابه
A High Dynamic Range Digitally- Controlled Oscillator (DCO) for All-Digital PLL Systems
In this paper, a new high dynamic range DigitallyControlled Oscillator (DCO) for All-DPLL systems is proposed. The proposed DCO is based on using a ΔΣ modulator as a Digital-to-Analog converter. Using ΔΣ DAC can provide a very high resolution (18-bit) control on the DCO. The ΔΣ DAC output is a 2-level pulse signal that needs to be filtered for cancelling the out of band shaped noise. The used Δ...
متن کاملISSCC 2010 / SESSION 2 / mm - WAVE BEAMFORMING & RF BUILDING BLOCKS / 2 . 6 2 . 6 3 . 3 GHz DCO with a Frequency Resolution of 150 Hz for All - Digital PLL
In all-digital phase-locked loops (ADPLLs), the quantization noise introduced by the frequency discretization in the digitally controlled oscillator (DCO) can affect the performance in terms of out-of-band phase noise. In particular, the additional quantization noise has to be kept significantly lower than the intrinsic oscillator phase-noise, mandating a very fine frequency resolution (e.g. le...
متن کاملDesign of Low Noise 16-bit CMOS Digitally Controlled Oscillator
In this paper, a new differential delay cell is proposed and 16-bit Digital Controlled Oscillator (DCO) based on proposed delay cell is designed. The 16-bit DCO consist of 4-stages differential delay cell in ring structure and a digital control scheme has been used to improved noise characteristics. The structure of the DCO utilizes dual delay path techniques to achieve high oscillation frequen...
متن کامل25.2 A 2.2GHz -242dB-FOM 4.2mW ADC-PLL using digital sub-sampling architecture
This paper presents an all-digital phase-locked loop (PLL) using a voltage-domain digitization realized by an analog-to-digital converter (ADC). It consists of an 18b Class-C digitally-controlled oscillator (DCO), 4b comparator, digital loop filter (DLF), and frequency-locked loop (FLL). Implemented in 65nm CMOS technology, the proposed PLL reaches an in-band phase noise of -112dBc/Hz and an RM...
متن کاملFast-locking all-digital phase-locked loop with digitally controlled oscillator tuning word estimating and presetting
Design of a fast-locking phase-locked loop (PLL) is one of the major challenges in today’s wireless communications. A recently reported digitally controlled oscillator (DCO)-based all-digital PLL (ADPLL) can achieve an ultrashort settling time of 10 ms. This study describes a new DCO tuning word (OTW) presetting technique for the ADPLL to further reduce its settling time. Estimating the require...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2012